Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
久久精品二区|
欧美日韩精品系列一区二区三区|
国产精品99久久久久久宅男|
亚洲AV永久无码精品|
国产成人精品视频2021|
国产精品天天看天天狠|
亚洲av午夜成人片精品电影|
国产成人高清精品免费观看|
99精品高清视频一区二区|
97精品国产手机|
在线精品国产一区二区三区|
精品无码一级毛片免费视频观看
|
国产乱人伦偷精品视频不卡|
国产精品55夜色66夜色|
麻豆亚洲AV永久无码精品久久|
免费看一级毛片在线观看精品视频
|
国产精品igao视频网网址|
亚洲精品乱码久久久久久按摩
|
凹凸69堂国产成人精品视频|
久久久久亚洲精品无码蜜桃|
亚洲精品无码久久久久|
热综合一本伊人久久精品|
精品人妻一区二区三区毛片|
国产精品 视频一区 二区三区|
日本久久久精品中文字幕|
国产精品分类视频分类一区|
国产AV无码专区亚洲精品|
国产精品禁18久久久夂久|
精品国产粉嫩内射白浆内射双马尾|
久久久久久久久无码精品亚洲日韩|
最新国产精品精品视频|
亚洲精品永久在线观看|
中文字幕久久精品|
亚洲精品午夜无码专区|
亚洲精品国产品国语在线|
自拍偷自拍亚洲精品情侣|
中文字幕一精品亚洲无线一区|
亚洲综合欧美精品一区二区|
亚洲午夜精品第一区二区8050|
亚洲国产精品综合久久一线|
亚洲欧洲成人精品香蕉网|
