亚洲美女av电影_91久久夜色精品国产网站_久久精品99久久久久久久久_欧美精品在线看_欧美男插女视频_亚洲欧美日韩久久久久久_日韩av电影中文字幕_久久国产精品久久久_国产成人在线视频_久久久久久这里只有精品_2018日韩中文字幕_国产成人+综合亚洲+天堂_国产精品偷伦免费视频观看的_欧美整片在线观看_欧美有码在线视频_精品久久久久久久久久久

第一階段
Verilog Synthesis

Topic

Course overview; Introduction to synthesis, ASIC&FPGA design flows, technology libraries, wire load modeling; timing constraints, synthesis software overview

Verilog Synthesis I: Data types, numbers, continuous assignments, procedural assignments, combinational logic and flip-flop inferences

Verilog Synthesis II: Operators, if-else and case statements, intentional and unintentional latch inference

Verilog Synthesis III: Synthesis of latches and flip-flops; blocking and nonblocking assignments; synthesis of loops, tasks, functions and parameters; finite state machine design

第二階段
Implementation Technologies and System-on-Chip Concepts

Topic

Programmable logic including FPGA: History, taxonomy, architectures & device examples

“Real World ASIC Design” (Source: NEC Electronics America. Used by permission) ASIC design flow, signal integrity, design size, tests, design for manufacturing (DFM)

System-on-Chip (SoC) Concepts: SoC components, on-chip and off-chip busses, IP blocks

SoC graphics subsystems; SoC design verification

第三階段
Digital System Timing Fundamentals

Topic

Why timing matters. Scaling of wires: The dark side of Moore’s law. Combinational timing modeling and analysis by critical path method

Sequential system timing: Clocks, register timing modeling. Setup and hold path analysis

Delay-locked and phase-locked loops, module port timing characterization (pin timing)

Reset timing: Synchronous or asynchronous? Timing-driven synthesis, timing optimizations: Clock skew and register retiming, static timing analysis.

第四階段
Advanced Digital System Timing

Topic

Synchronization and metastability

Synchronizer design

Multi-clock design techniques, signaling across clock domains

Self-timed logic design